A modified MAP decoder architecture for low power consumption using folded technique

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.7, 2013-07, pp. : 900-912

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications

By Tsui C-y. Cheng R.S-K. Ling C.

Wireless Personal Communications, Vol. 14, Iss. 1, 2000-07 ,pp. : 49-64

Springer Publishing Company

Access to resources Recommend Favorite

A Low Power Dissipation Technique for a Low Voltage OTA

By Ibaragi E. Hyogo A. Sekine K.

Analog Integrated Circuits and Signal Processing, Vol. 20, Iss. 2, 1999-08 ,pp. : 119-128

Springer Publishing Company

Access to resources Recommend Favorite

Fast settling opamp with low power consumption

International Journal of Electronics, Vol. 94, Iss. 7, 2007-07 ,pp. : 683-698

Taylor & Francis Ltd

Access to resources Recommend Favorite

Subthreshold Schmitt trigger using body-bias technique for ultra low power and high performance applications

By Niranjan Vandana Gupta Maneesha Pzakash Nupur

Russian Microelectronics, Vol. 40, Iss. 2, 2011-03 ,pp. : 141-145

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

A Low Power Pseudo-Random BIST Technique

By Basturkmen Nadir Z.

Journal of Electronic Testing, Vol. 19, Iss. 6, 2003-01 ,pp. : 637-644

Springer Publishing Company

Access to resources Recommend Favorite