Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic

By Pacha C.  

Analog Integrated Circuits and Signal Processing, Vol. 25, Iss. 1, 2000-10 ,pp. : 7-25

Springer Publishing Company

Access to resources Recommend Favorite

Modulo p = 3 Checking for a Carry Select Adder

By Ocheretnij V.  

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 101-107

Springer Publishing Company

Access to resources Recommend Favorite

A Novel CNTFET-based Ternary Full Adder

By Keshavarzian Peiman   Sarikhani Rahil  

Circuits, Systems, and Signal Processing, Vol. 33, Iss. 3, 2014-03 ,pp. : 665-679

Springer Publishing Company

Access to resources Recommend Favorite

A Circuit Architecture for Analog On-Chip Back Propagation Learning with Local Learning Rate Adaptation

By Bo G.M.  

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 2-3, 1999-02 ,pp. : 163-173

Springer Publishing Company

Access to resources Recommend Favorite

Comparison of support-vector machines and back propagation neural networks in forecasting the six major Asian stock markets

By Chen Wun-Hua   Shih Jen-Ying   Wu Soushan  

International Journal of Electronic Finance, Vol. 1, Iss. 1, 2006-01 ,pp. : 49-67

Inderscience Publishers

Access to resources Recommend Favorite