Low power switched output adiabatic logic

By Wang W. Y.   Lau K. T.  

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 589-594

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dual-rail improved adiabatic pseudo-domino logic with auxiliary clock: a low-power partially-adiabatic CMOS logic family

By Tan W.M.   Lau K.T.  

Microelectronics International, Vol. 20, Iss. 2, 2003-05 ,pp. : 16-18

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Low-power CMOS switched-capacitor lowpass filter using current conveyors

By Korotkov A.   Morozov D.   Tutyshkin A.  

Russian Microelectronics, Vol. 35, Iss. 6, 2006-12 ,pp. : 405-413

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Low-power design techniques for low-voltage fast-settling operational amplifiers in switched-capacitor applications

By Lotfi R.   Taherzadeh-Sani M.   Azizi M.Y.   Shoaei O.  

Integration, the VLSI Journal, Vol. 36, Iss. 4, 2003-11 ,pp. : 175-189

Elsevier

Access to resources Recommend Favorite

Power Consumption of Asymptotically Adiabatic Static Logic Gates

By Losev V. V.   Starosel'skii V. I.  

Russian Microelectronics, Vol. 33, Iss. 3, 2004-05 ,pp. : 188-194

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite