Analysis of the metastable behaviour of a BiCMOS SR latch

Author： Bahbouh Hussein T.   Khalil Ahmed H.   Salama Aly E.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.87, Iss.4, 2000-04, pp. : 425-435

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Analysis of Metastable Operation in a CMOS Dynamic D-Latch

By Juan-Chico J.  

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 143-157

Springer Publishing Company

Access to resources Recommend Favorite

Circuit analysis of BiCMOS gate delay

By Pham H. D.   Yuan J. S.  

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 1-12

Taylor & Francis Ltd

Access to resources Recommend Favorite

BiCMOS domino: a novel high-speed dynamic BiCMOS logic

By Menon Sankaran M.   Jayasumana Anura P.   Malaiya Yashwant K.  

International Journal of Electronics, Vol. 83, Iss. 2, 1997-08 ,pp. : 177-190

Taylor & Francis Ltd

Access to resources Recommend Favorite

An accurate transient model for BiCMOS gate optimization

By Jimenez Vicente   Alcubilla Ramon  

International Journal of Electronics, Vol. 82, Iss. 5, 1997-05 ,pp. : 503-514

Taylor & Francis Ltd

Access to resources Recommend Favorite

Modelling and testing for bridging faults in CMOS and BiCMOS combinational circuits

By Ismaeel Asad A.   Bhatnagar Rakesh  

International Journal of Electronics, Vol. 83, Iss. 4, 1997-10 ,pp. : 529-540

Taylor & Francis Ltd

Access to resources Recommend Favorite