Comparative analysis of minimum surface potential and location of barrier peaks in various Si MOSFET devices

Author: Samudra Ganesh   Rajendran Krishnasamy  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.87, Iss.5, 2000-05, pp. : 513-530

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract