Power optimization of multi-level logic circuits utilizing circuit symmetries

Author： Chung Ki-Seok Kim Taewhan Liu C. L.

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.87, Iss.7, 2000-07, pp. : 853-864

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits

By Stojcev M.K. Djordjevic G.L. Stankovic T.R.

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 173-178

Elsevier

Access to resources Recommend Favorite

Power Loss Investigation for 13-level Cascaded H-Bridge Multilevel Inverter

Journal of Energy and Power Sources, Vol. 2, Iss. 6, 2015-06 ,pp. : 230-238

Ethan Publishing Company

Access to resources Recommend Favorite

Ant colony optimisation-direct cover: a hybrid ant colony direct cover technique for multi-level synthesis of multiple-valued logic functions

By Abd-El-Barr Mostafa

International Journal of Electronics, Vol. 97, Iss. 12, 2010-12 ,pp. : 1391-1404

Taylor & Francis Ltd

Access to resources Recommend Favorite

Circuit-level optimisation of a:Si TFT-based AMOLED pixel circuits for maximum hold current

By Foroughi Aidin Mehrpoo Mohammadreza Ashtiani Shahin J.

International Journal of Electronics, Vol. 100, Iss. 11, 2013-11 ,pp. : 1483-1498

Taylor & Francis Ltd

Access to resources Recommend Favorite

A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits

By Bisdounis L. Gouvetas D. Koufopavlou O.

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 599-613

Taylor & Francis Ltd

Access to resources Recommend Favorite