Author： Park Sungju
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.88, Iss.12, 2001-12, pp. : 1237-1245
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Partial Scan Testing on the Register-Transfer Level
By Greene B.S.
Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. :
Access to resources
Recommend
Scan Latch Design for Test Applications
Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. :
Layout Driven Selection and Chaining of Partial Scan Flip-Flops
By Chen C-S.
Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. :
Power-Driven Routing-Constrained Scan Chain Design
By Bonhomme Y.
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :
Multiple Scan Chain Design for Two-Pattern Testing
By Polian I.
Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. :