LFSR-Based Deterministic TPG for Two-Pattern Testing

By Li X.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 419-426

Springer Publishing Company

Access to resources Recommend Favorite

On robust two-pattern testing of one-dimensional CMOS iterative logic arrays

By Gizopoulos Dimitris   Paschalis Antonis   Nikolos Dimitris   Halatsis Constantine  

International Journal of Electronics, Vol. 86, Iss. 8, 1999-08 ,pp. : 967-978

Taylor & Francis Ltd

Access to resources Recommend Favorite

Configuring a boundary scan chain for optimal testing of non-scan logic clusters

By Choi Yoon-Hwa   Jung Edward  

International Journal of Electronics, Vol. 87, Iss. 3, 2000-03 ,pp. : 281-291

Taylor & Francis Ltd

Access to resources Recommend Favorite

Power-Driven Routing-Constrained Scan Chain Design

By Bonhomme Y.  

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 647-660

Springer Publishing Company

Access to resources Recommend Favorite

Generation of Primary Input Blocking Pattern for Power Minimization during Scan Testing

By Tseng Wang-Dauh  

Journal of Electronic Testing, Vol. 23, Iss. 1, 2007-02 ,pp. : 75-84

Springer Publishing Company

Access to resources Recommend Favorite