Architecture for a high-speed standard basis GF(2m) multiplier with a constant primitive coefficient set

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.89, Iss.10, 2002-01, pp. : 801-810

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Dual basis digit serial GF(2 m ) multiplier

By Ibrahim M. K. Aggoun A.

International Journal of Electronics, Vol. 89, Iss. 7, 2002-07 ,pp. : 517-523

Taylor & Francis Ltd

Access to resources Recommend Favorite

Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2 m )

By Lee Chiou-Yng

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 143-150

Springer Publishing Company

Access to resources Recommend Favorite

4-2 compressor of fast booth multiplier for high-speed RISC processor

By Yuan S. C.

International Journal of Electronics, Vol. 94, Iss. 9, 2007-09 ,pp. : 869-875

Taylor & Francis Ltd

Access to resources Recommend Favorite

A High-Speed Low-Power Divide-by-15/16 Dual Modulus Prescaler in 0.6 m CMOS

By Tang Y. Aktas A. Ismail M. Bibyk S.

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 2, 2001-08 ,pp. : 195-200

Springer Publishing Company

Access to resources Recommend Favorite

High-Speed CMOS Track/Hold Circuit Design

By Kobayashi H.

Analog Integrated Circuits and Signal Processing, Vol. 27, Iss. 1-2, 2001-04 ,pp. : 165-176

Springer Publishing Company

Access to resources Recommend Favorite