Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2 m )

By Lee Chiou-Yng  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 143-150

Springer Publishing Company

Access to resources Recommend Favorite

Architecture for a high-speed standard basis GF(2m) multiplier with a constant primitive coefficient set

By Choi Sungsoo  

International Journal of Electronics, Vol. 89, Iss. 10, 2002-01 ,pp. : 801-810

Taylor & Francis Ltd

Access to resources Recommend Favorite

On-Line Error Detection for Bit-Serial Multipliers in GF(2m)

By Fenn S.  

Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. : 29-40

Springer Publishing Company

Access to resources Recommend Favorite

Area and time trade-offs for iterative modular division over GF(2m): novel algorithm and implementations on FPGA

By  

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 515-529

Taylor & Francis Ltd

Access to resources Recommend Favorite

A High-Speed Low-Power Divide-by-15/16 Dual Modulus Prescaler in 0.6 m CMOS

By Tang Y.   Aktas A.   Ismail M.   Bibyk S.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 2, 2001-08 ,pp. : 195-200

Springer Publishing Company

Access to resources Recommend Favorite