Design of a 0.5 V CMOS cascode low noise amplifier for multi-gigahertz applications

By Baohong Liu   Jianjun Zhou   Junfa Mao  

Journal of Semiconductors, Vol. 33, Iss. 1, 2012-01 ,pp. : 15006-15011

IOP Publishing

Access to resources Recommend Favorite

Design of Low Power 2.4GHz CMOS Cascode LNA with Reduced Noise Figure for WSN Applications

By Manjula S.  

Wireless Personal Communications, Vol. 70, Iss. 4, 2013-06 ,pp. : 1965-1976

Springer Publishing Company

Access to resources Recommend Favorite

Optimizing Drain Current, Inversion Level, and Channel Length in Analog CMOS Design

By Binkley D.   Blalock B.   Rochelle J.  

Analog Integrated Circuits and Signal Processing, Vol. 47, Iss. 2, 2006-05 ,pp. : 137-163

Springer Publishing Company

Access to resources Recommend Favorite

Design and analysis of a dual mode CMOS field programmable analog array

By Xiaoyan Cheng   Haigang Yang   Tao Yin   Qisong Wu   Hongfeng Zhang   Fei Liu  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105011-105021

IOP Publishing

Access to resources Recommend Favorite

Self-biasing of folded cascode CMOS op-amps

By Mandal Pradip   Visvanathan V.  

International Journal of Electronics, Vol. 87, Iss. 7, 2000-07 ,pp. : 795-808

Taylor & Francis Ltd

Access to resources Recommend Favorite