Optimizing Drain Current, Inversion Level, and Channel Length in Analog CMOS Design

Author： Binkley D.   Blalock B.   Rochelle J.  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.47, Iss.2, 2006-05, pp. : 137-163

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Analysis on the positive dependence of channel length on ESD failure current of a GGNMOS in a 5 V CMOS

By Daoxun Wu   Lingli Jiang   Hang Fan   Jian Fang   Bo Zhang  

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 24004-24008

IOP Publishing

Access to resources Recommend Favorite

A Design of a Low-Voltage Current-Mode Fully-Differential Analog CMOS Integrator Using FG-MOSFETs and Its Implementation

By Inoue T.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 3, 2002-09 ,pp. : 249-256

Springer Publishing Company

Access to resources Recommend Favorite

The utility of the composite cascode in analog CMOS design

By Comer David J.   Comer Donald T.   Petrie Craig S.  

International Journal of Electronics, Vol. 91, Iss. 8, 2004-08 ,pp. : 491-502

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design and Analysis of a CMOS Switched-Current Sigma-Delta Modulator Using Multi Level Simulations

By Zhu P.   Tenhunen H.  

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 2, 1998-02 ,pp. : 153-168

Springer Publishing Company

Access to resources Recommend Favorite

A BiCMOS Current Conveyor Based Four-Quadrant Analog Multiplier

By Premont C.  

Analog Integrated Circuits and Signal Processing, Vol. 19, Iss. 2, 1999-05 ,pp. : 159-162

Springer Publishing Company

Access to resources Recommend Favorite