Packet Delay Analysis of Symmetric Gated Polling System for DBA Scheme in an EPON

By Park Chul  

Telecommunication Systems, Vol. 30, Iss. 1-3, 2005-11 ,pp. : 13-34

Springer Publishing Company

Access to resources Recommend Favorite

Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability

By Rahaman Hafizur  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 125-142

Springer Publishing Company

Access to resources Recommend Favorite

A novel structure of the fully differential CMOS amplifier with symmetric active load

By Pavlovic Vlastimir   Djordjevic Srdjan  

International Journal of Electronics, Vol. 96, Iss. 4, 2009-04 ,pp. : 331-349

Taylor & Francis Ltd

Access to resources Recommend Favorite

Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load

By Adler V.   Friedman E.G.  

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 29-39

Springer Publishing Company

Access to resources Recommend Favorite

Design of symmetric ternary current-mode CMOS Schmitt inverter

By Shen Jizhong   Tougaw P. Douglas  

International Journal of Electronics, Vol. 85, Iss. 4, 1998-10 ,pp. : 477-482

Taylor & Francis Ltd

Access to resources Recommend Favorite