Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load

Author： Adler V.   Friedman E.G.  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.14, Iss.1-2, 1997-09, pp. : 29-39

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Novel matched amplifiers with low noise positive feedback. Part II: Resistive-capacitive feedback

By Bruck Y.   Zakharenko V.  

International Journal of Electronics, Vol. 97, Iss. 2, 2010-02 ,pp. : 217-240

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low-power DCO using inverter interlaced cascaded delay cell

By  

Journal of Semiconductors, Vol. 35, Iss. 11, 2014-11 ,pp. : 115004-115009

IOP Publishing

Access to resources Recommend Favorite

Temperature dependence of latch-up effects in CMOS inverter induced by high power microwave

By Xinhai Yu   Changchun Chai   Xingrong Ren   Yintang Yang   Xiaowen Xi   Yang Liu  

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 84011-84016

IOP Publishing

Access to resources Recommend Favorite

The Effect of Signal Activity on Propagation Delay of CMOS Logic Gates Driving Coupled On-Chip Interconnections

By Tang K.T.  

Analog Integrated Circuits and Signal Processing, Vol. 31, Iss. 3, 2002-06 ,pp. : 209-224

Springer Publishing Company

Access to resources Recommend Favorite

A Fully Integrated, Low Noise and Low Power BiCMOS Front-end Readout System for Capacitive Detectors

By Guo C-C.  

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 3, 2001-09 ,pp. : 211-223

Springer Publishing Company

Access to resources Recommend Favorite