Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications

By Moorthi S.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1183-1189

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 5 GHz 90-nm CMOS all digital phase-locked loop

By Lu Ping   Sjöland Henrik  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 49-59

Springer Publishing Company

Access to resources Recommend Favorite

A Fully Integrated CMOS Phase-Locked Loop with 30 MHz to 2 GHz Locking Range and ±35 ps Jitter

By Xu C.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 1-2, 2003-07 ,pp. : 91-97

Springer Publishing Company

Access to resources Recommend Favorite

Chaos synchronisation of the third-order Phase-locked Loop

By Qananwah Q. M.  

International Journal of Electronics, Vol. 95, Iss. 8, 2008-01 ,pp. : 799-803

Taylor & Francis Ltd

Access to resources Recommend Favorite

A voltage-controlled oscillator with an ultra-low supply voltage and its application to a fractional-N phase-locked loop

By Zhao Bo   Mao Xiaojian   Yang Huazhong   Wang Hui  

International Journal of Electronics, Vol. 96, Iss. 10, 2009-10 ,pp. : 1011-1022

Taylor & Francis Ltd

Access to resources Recommend Favorite