A Fully Integrated CMOS Phase-Locked Loop with 30 MHz to 2 GHz Locking Range and ±35 ps Jitter

Author： Xu C.

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.36, Iss.1-2, 2003-07, pp. : 91-97

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 5 GHz 90-nm CMOS all digital phase-locked loop

By Lu Ping Sjöland Henrik

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 49-59

Springer Publishing Company

Access to resources Recommend Favorite

A 2 GHz Phase-Locked Loop Frequency Synthesizer with On-Chip VCO

By Ahola R. Vikla J. Lindfors S. Routama J. Halonen K.

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 43-54

Springer Publishing Company

Access to resources Recommend Favorite

A fully-differential phase-locked loop frequency synthesizer for 60-GHz wireless communication

Journal of Semiconductors, Vol. 35, Iss. 12, 2014-12 ,pp. : 125002-125007

IOP Publishing

Access to resources Recommend Favorite

A new all-digital phase-locked loop with high precision and low jitter

By Chow Hwang-Cherng Su Chung-Hsin

International Journal of Electronics, Vol. 95, Iss. 12, 2008-01 ,pp. : 1241-1249

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design of improved CMOS phase-frequency detector and charge-pump for phase-locked loop

By Faen Liu Zhigong Wang Zhiqun Li Qin Li Sheng Chen

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105006-105012

IOP Publishing

Access to resources Recommend Favorite