Methodology for low power design of on-line testers for digital circuits

Author: Biswas S.  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.95, Iss.8, 2008-01, pp. : 785-797

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract