Dynamic SVL and body bias for low leakage power and high performance in CMOS digital circuits

Author: Deshmukh Jyoti   Khare Kavita  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.99, Iss.12, 2012-12, pp. : 1717-1728

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract