Analogue CMOS prototype vision chip with fuzzy Kohonen network processing for grey level image segmentation

By Garcia-Lamont Jair  

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 697-717

Taylor & Francis Ltd

Access to resources Recommend Favorite

CMOS PLL Design in a Digital Chip Environment

By Ramey D.A.  

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 91-112

Springer Publishing Company

Access to resources Recommend Favorite

Mixed signal SIMD processor array vision chip for real-time image processing

By Carey Stephen   Barr David   Wang Bin   Lopich Alexey   Dudek Piotr  

Analog Integrated Circuits and Signal Processing, Vol. 77, Iss. 3, 2013-12 ,pp. : 385-399

Springer Publishing Company

Access to resources Recommend Favorite

Bayesian Level Sets for Image Segmentation

By Sifakis E.   Garcia C.   Tziritas G.  

Journal of Visual Communication and Image Representation, Vol. 13, Iss. 1, 2002-03 ,pp. : 44-64

Elsevier

Access to resources Recommend Favorite

Single-Chip Eye Tracker Using Smart CMOS Image Sensor Pixels

By Kim Dongsoo   Lim Seunghyun   Han Gunhee  

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 2, 2005-11 ,pp. : 131-141

Springer Publishing Company

Access to resources Recommend Favorite