CMOS PLL Design in a Digital Chip Environment

Author: Ramey D.A.  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.14, Iss.1-2, 1997-09, pp. : 91-112

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract