A 1-MHz Area-Efficient On-Chip Spectrum Analyzer for Analog Testing

By Domínguez M.  

Journal of Electronic Testing, Vol. 22, Iss. 4-6, 2006-12 ,pp. : 437-448

Springer Publishing Company

Access to resources Recommend Favorite

Simulation Study of Low Dimensional Effects in Pitch-Scaled (90 nm Technology Node) High Electron Mobility Transistors for Very Large Scale Integration Applications

By Gomes Umesh P.   Takhar Kuldeep   Yadav Yogendra K.   Ranjan Kumud   Rathi Servin   Biswas Dhrubes  

Journal of Nanoelectronics and Optoelectronics, Vol. 8, Iss. 2, 2013-02 ,pp. : 170-176

American Scientific Publishers

Access to resources Recommend Favorite

Efficient algorithm and systolic architecture for modular division

By Chen Chuanpeng  

International Journal of Electronics, Vol. 98, Iss. 6, 2011-06 ,pp. : 813-823

Taylor & Francis Ltd

Access to resources Recommend Favorite

A modified MAP decoder architecture for low power consumption using folded technique

By Shiyamala S.  

International Journal of Electronics, Vol. 100, Iss. 7, 2013-07 ,pp. : 900-912

Taylor & Francis Ltd

Access to resources Recommend Favorite

An area-efficient maximum-ratio-combining diversity receiver in 90 nm CMOS for free-space optical links

By Joyner V.  

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 2, 2010-08 ,pp. : 115-121

Springer Publishing Company

Access to resources Recommend Favorite