Dual bases and bit-serial multiplication in F qn

By Gollmann D.  

Theoretical Computer Science, Vol. 226, Iss. 1, 1999-09 ,pp. : 45-59

Elsevier

Access to resources Recommend Favorite

A Reconfigurable Bit-Serial VLSI Systolic Array Neuro-Chip

By Murtagh P.J.   Tsoi A.C.  

Journal of Parallel and Distributed Computing, Vol. 44, Iss. 1, 1997-07 ,pp. : 53-70

Academic Press

Access to resources Recommend Favorite

Fractal terrain generation for SIMD architectures

By Boyapati Meghashyam   Rankin John R.  

International Journal of Computer Applications in Technology, Vol. 34, Iss. 4, 2009-03 ,pp. : 298-302

Inderscience Publishers

Access to resources Recommend Favorite

Avoiding Conversion and Rearrangement Overhead in SIMD Architectures

By Shahbahrami Asadollah   Juurlink Ben   Borodin Demid   Vassiliadis Stamatis  

International Journal of Parallel Programming, Vol. 34, Iss. 3, 2006-06 ,pp. : 237-260

Springer Publishing Company

Access to resources Recommend Favorite

A new design leads to efficient bit-serial FPGA implementation for the biorthogonal 5/3 DWT filter bank

By Abdul-Jabbar Jassim M.   Alkababji Ahmed M.   Alneema Dhafir A.  

International Journal of Reasoning-based Intelligent Systems, Vol. 4, Iss. 4, 2012-01 ,pp. : 256-259

Inderscience Publishers

Access to resources Recommend Favorite