A new design leads to efficient bit-serial FPGA implementation for the biorthogonal 5/3 DWT filter bank

Author： Abdul-Jabbar Jassim M.   Alkababji Ahmed M.   Alneema Dhafir A.  

Publisher： Inderscience Publishers

ISSN： 1755-0556

Source： International Journal of Reasoning-based Intelligent Systems, Vol.4, Iss.4, 2012-01, pp. : 256-259

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An Efficient Architecture for a Lifted 2D Biorthogonal DWT

By Alam Mehboob   Badawy Wael   Dimitrov Vassil   Jullien Graham  

Journal of VLSI Signal Processing, Vol. 40, Iss. 3, 2005-07 ,pp. : 335-342

Springer Publishing Company

Access to resources Recommend Favorite

Dual bases and bit-serial multiplication in F qn

By Gollmann D.  

Theoretical Computer Science, Vol. 226, Iss. 1, 1999-09 ,pp. : 45-59

Elsevier

Access to resources Recommend Favorite

Distance Transform Algorithm for Bit-Serial SIMD Architectures

By Takala J.H.   Viitanen J.O.  

Computer Vision and Image Understanding, Vol. 74, Iss. 2, 1999-05 ,pp. : 150-161

Academic Press

Access to resources Recommend Favorite

Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design—Implementation of Finite Interval Constant Modulus Algorithm

By Šůcha Přemysl   Hanzálek Zdeněk   Heřmánek Antonín   Schier Jan  

Journal of VLSI Signal Processing, Vol. 46, Iss. 1, 2007-01 ,pp. : 35-53

Springer Publishing Company

Access to resources Recommend Favorite

Efficient Implementation of a Demultiplexer Based on a Multirate Filter Bank for the Skyplex Satellites DVB System

By Re Marco   Del Re Andrea   Cardarilli Gian Carlo  

VLSI Design, Vol. 15, Iss. 1, 2002-01 ,pp. : 427-440

Taylor & Francis Ltd

Access to resources Recommend Favorite