High frequency modelling approach of on-chip interconnects considering conductor and substrate skin effects

By Ymeri H   Nauwelaers B   Maex K  

Microelectronics International, Vol. 21, Iss. 1, 2004-01 ,pp. : 35-38

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Inductance Modeling for On-Chip Interconnects

By Tu S-W.  

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 1, 2003-04 ,pp. : 65-78

Springer Publishing Company

Access to resources Recommend Favorite

Double-image Green's function method for 3-D capacitance and conductance extraction of on-chip transmission lines

By Dai Wenliang   Li Zhengfan   Wang Xin  

International Journal of Electronics, Vol. 91, Iss. 10, 2004-10 ,pp. : 579-586

Taylor & Francis Ltd

Access to resources Recommend Favorite

New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology

By Ymeri H.   Nauwelaers B.   Maex K.   Roest D. De  

Microelectronics International, Vol. 20, Iss. 3, 2003-12 ,pp. : 41-44

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Passive On-Chip Components for Fully Integrated Silicon RF VCOs

By Kyranas Aristides   Papananos Yannis  

Active and Passive Electronic Components, Vol. 25, Iss. 1, 2002-01 ,pp. : 83-95

Taylor & Francis Ltd

Access to resources Recommend Favorite