Dual-rail adiabatic pseudo domino logic with high throughput

ISSN： 1356-5362

Source： Microelectronics International, Vol.21, Iss.1, 2004-01, pp. : 15-18

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Dual-rail improved adiabatic pseudo-domino logic with auxiliary clock: a low-power partially-adiabatic CMOS logic family

By Tan W.M. Lau K.T.

Microelectronics International, Vol. 20, Iss. 2, 2003-05 ,pp. : 16-18

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

BiCMOS domino: a novel high-speed dynamic BiCMOS logic

By Menon Sankaran M. Jayasumana Anura P. Malaiya Yashwant K.

International Journal of Electronics, Vol. 83, Iss. 2, 1997-08 ,pp. : 177-190

Taylor & Francis Ltd

Access to resources Recommend Favorite

Dual-Modulus Prescaler Based on Transmission Gates and Pseudo-PMOS Logic

By Rana Ram

Analog Integrated Circuits and Signal Processing, Vol. 43, Iss. 1, 2005-04 ,pp. : 105-115

Springer Publishing Company

Access to resources Recommend Favorite

An adiabatic quaternary logic circuit

By Current K. W. Mcdonald C. L.

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 55-60

Taylor & Francis Ltd

Access to resources Recommend Favorite

Adiabatic-CMOS/CMOS-adiabatic logic interface circuit

By Lau K. T. Wang W. Y. Ng K. W.

International Journal of Electronics, Vol. 87, Iss. 1, 2000-01 ,pp. : 27-32

Taylor & Francis Ltd

Access to resources Recommend Favorite