Crosstalk analysis and repeater insertion in crosstalk aware coupled VLSI interconnects

By Kaushik Brajesh Kumar   Sarkar Sankar   Agarwal R.P.   Joshi R.C.  

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 55-63

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Repeater stage timing analysis for VLSI resistive interconnects

By Chandel Rajeevan   Sarkar S.   Agarwal R.P.  

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 19-25

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Width optimization of global inductive VLSI interconnects

By Kaushik Brajesh Kumar   Sarkar S.   Agarwal R.P.  

Microelectronics International, Vol. 23, Iss. 1, 2006-01 ,pp. : 26-30

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

An improved RC model for VLSI interconnects with applications to buffer insertion

By Al-Taee Alaa   Yuan Fei   Ye Andy  

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 1, 2014-04 ,pp. : 105-113

Springer Publishing Company

Access to resources Recommend Favorite

Voltage scaling ‐ a novel approach for crosstalk reduction in global VLSI interconnects

By Kaushik B.K.   Sarkar S.   Agarwal R.P.   Joshi R.C.  

Microelectronics International, Vol. 24, Iss. 1, 2007-01 ,pp. : 40-45

Emerald Group Publishing Ltd

Access to resources Recommend Favorite