Width optimization of global inductive VLSI interconnects

Author： Kaushik Brajesh Kumar Sarkar S. Agarwal R.P.

ISSN： 1356-5362

Source： Microelectronics International, Vol.23, Iss.1, 2006-01, pp. : 26-30

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Repeater insertion in global interconnects in VLSI circuits

By Chandel Rajeevan Sarkar S. Agarwal R.P.

Microelectronics International, Vol. 22, Iss. 1, 2005-04 ,pp. : 43-50

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects

By Kaushik Brajesh Kumar Sarkar Sankar Agarwal R.P. Joshi R.C.

Microelectronics International, Vol. 24, Iss. 3, 2007-07 ,pp. : 42-45

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Voltage scaling ‐ a novel approach for crosstalk reduction in global VLSI interconnects

By Kaushik B.K. Sarkar S. Agarwal R.P. Joshi R.C.

Microelectronics International, Vol. 24, Iss. 1, 2007-01 ,pp. : 40-45

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Analysis and optimization of shielded RLC global interconnects for gigascale integration

International Journal of Electronics, Vol. 94, Iss. 3, 2007-03 ,pp. : 263-276

Taylor & Francis Ltd

Access to resources Recommend Favorite

Effects of process variation in VLSI interconnects ‐ a technical review

By Verma K.G. Kaushik B.K. Singh R.

Microelectronics International, Vol. 26, Iss. 3, 2009-07 ,pp. : 49-55

Emerald Group Publishing Ltd

Access to resources Recommend Favorite