An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

By Furhad Hasan   Haque Mohammad   Kim Cheol-Hong   Kim Jong-Myon  

Wireless Personal Communications, Vol. 73, Iss. 4, 2013-12 ,pp. : 1403-1419

Springer Publishing Company

Access to resources Recommend Favorite

Analysis of DLL Jitter due to Voltage-Controlled Delay Line

By Gholami Mohammad   Ardeshir Gholamreza  

Circuits, Systems, and Signal Processing, Vol. 32, Iss. 5, 2013-10 ,pp. : 2119-2135

Springer Publishing Company

Access to resources Recommend Favorite

Repeater stage timing analysis for VLSI resistive interconnects

By Chandel Rajeevan   Sarkar S.   Agarwal R.P.  

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 19-25

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

An efficient program for analysis of interconnect circuits

By Sungur Mustafa   Ekinci A. Suat   Atalar Abdullah  

International Journal of Electronics, Vol. 82, Iss. 6, 1997-06 ,pp. : 641-654

Taylor & Francis Ltd

Access to resources Recommend Favorite

Queueing analysis of a single-wavelength Fiber-Delay-Line buffer

By Laevens K.  

Telecommunication Systems, Vol. 31, Iss. 2-3, 2006-03 ,pp. : 259-287

Springer Publishing Company

Access to resources Recommend Favorite