An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

Author： Furhad Hasan   Haque Mohammad   Kim Cheol-Hong   Kim Jong-Myon  

Publisher： Springer Publishing Company

ISSN： 0929-6212

Source： Wireless Personal Communications, Vol.73, Iss.4, 2013-12, pp. : 1403-1419

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Delay analysis of a single voltage-scaled-repeater driven long interconnect

By Chandel Rajeevan   Sarkar S   Agarwal R.P.  

Microelectronics International, Vol. 22, Iss. 3, 2005-03 ,pp. : 28-33

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Performance Analysis of Location-Aware Mobile Service Proxies for Reducing Network Cost in Personal Communication Systems

By Gu Baoshan   Chen Ing-Ray  

Mobile Networks and Applications, Vol. 10, Iss. 4, 2005-01 ,pp. : 453-463

Springer Publishing Company

Access to resources Recommend Favorite

Thermal-aware test scheduling using network-on-chip under multiple clock rates

By Salamy Hassan   Harmanani Haidar M.  

International Journal of Electronics, Vol. 100, Iss. 3, 2013-03 ,pp. : 408-424

Taylor & Francis Ltd

Access to resources Recommend Favorite

An efficient program for analysis of interconnect circuits

By Sungur Mustafa   Ekinci A. Suat   Atalar Abdullah  

International Journal of Electronics, Vol. 82, Iss. 6, 1997-06 ,pp. : 641-654

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Interconnect Scaling Scheme with Constant On-Chip Inductive Effects

By Banerjee K.  

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 2-3, 2003-05 ,pp. : 97-105

Springer Publishing Company

Access to resources Recommend Favorite