Hardware implementation of new bell-shaped pulse mode neural network with on-chip learning and application to image processing

Author： Gargouri Amir Krid Mohamed Masmoudi Dorra Sellami

Publisher： Inderscience Publishers

ISSN： 1751-6528

Source： International Journal of High Performance Systems Architecture, Vol.4, Iss.3, 2013-07, pp. : 132-143

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An improved pulse coupled neural network for image processing

By Ji Luping Yi Zhang Shang Lifeng

Neural Computing & Applications, Vol. 17, Iss. 3, 2008-06 ,pp. : 255-263

Springer Publishing Company

Access to resources Recommend Favorite

Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip

By Zergainoh Nacer-Eddine Baghdadi Amer Jerraya Ahmed

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 112-124

Inderscience Publishers

Access to resources Recommend Favorite

A novel and practicable on-chip adaptive lossless image compression scheme using intrinsic evolvable hardware

By He Jingsong

Connection Science, Vol. 19, Iss. 4, 2007-12 ,pp. : 281-295

Taylor & Francis Ltd

Access to resources Recommend Favorite

Hardware implementation of neuromodulated neural network for a CPU-less autonomous mobile robot

By Tokura Seiji Ishiguro Akio Okuma Shigeru

Advanced Robotics, Vol. 20, Iss. 12, 2006-12 ,pp. : 1341-1358

Taylor & Francis Ltd

Access to resources Recommend Favorite

On-chip implementation of multiprocessor networks and switch fabrics

By Ye Terry Tao Micheli Giovanni De

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 209-218

Inderscience Publishers

Access to resources Recommend Favorite