A scalable single-chip multi-processor architecture with on-chip RTOS kernel

By Theelen B.D.   Verschueren A.C.   Reyes Suarez V.V.   Stevens M.P.J.   Nunez A.  

Journal of Systems Architecture, Vol. 49, Iss. 12, 2003-12 ,pp. : 619-639

Elsevier

Access to resources Recommend Favorite

HIBI Communication Network for System-on-Chip

By Salminen Erno   Kangas Tero   Hämäläinen Timo   Riihimäki Jouni   Lahtinen Vesa   Kuusilinna Kimmo  

Journal of VLSI Signal Processing, Vol. 43, Iss. 2-3, 2006-06 ,pp. : 185-205

Springer Publishing Company

Access to resources Recommend Favorite

On-chip implementation of multiprocessor networks and switch fabrics

By Ye Terry Tao   Micheli Giovanni De  

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 209-218

Inderscience Publishers

Access to resources Recommend Favorite

Hardware implementation of new bell-shaped pulse mode neural network with on-chip learning and application to image processing

By Gargouri Amir   Krid Mohamed   Masmoudi Dorra Sellami  

International Journal of High Performance Systems Architecture, Vol. 4, Iss. 3, 2013-07 ,pp. : 132-143

Inderscience Publishers

Access to resources Recommend Favorite

Evolvable hardware techniques for on-chip automated reconfiguration of programmable devices

By Stoica A.   Zebulum R. S.   Keymeulen D.   Ferguson M. I.   Duong V.   Guo X.  

Soft Computing, Vol. 8, Iss. 5, 2004-04 ,pp. : 354-365

Springer Publishing Company

Access to resources Recommend Favorite