Toward on-chip datacenters: a perspective on general trends and on-chip particulars

By Kas Miray  

The Journal of Supercomputing, Vol. 62, Iss. 1, 2012-10 ,pp. : 214-226

Springer Publishing Company

Access to resources Recommend Favorite

On-chip structures for timing measurement and test

By Kinniment D.J.   Maevsky O.V.   Bystrov A.   Russell G.   Yakovlev A.V.  

Microprocessors and Microsystems, Vol. 27, Iss. 9, 2003-10 ,pp. : 473-483

Elsevier

Access to resources Recommend Favorite

On-chip implementation of multiprocessor networks and switch fabrics

By Ye Terry Tao   Micheli Giovanni De  

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 209-218

Inderscience Publishers

Access to resources Recommend Favorite

An optimised 3D topology for on-chip communications

By Viswanathan N.   Paramasivam K.   Somasundaram K.  

International Journal of Parallel, Emergent and Distributed Systems, Vol. 29, Iss. 4, 2014-07 ,pp. : 346-362

Taylor & Francis Ltd

Access to resources Recommend Favorite

A scalable single-chip multi-processor architecture with on-chip RTOS kernel

By Theelen B.D.   Verschueren A.C.   Reyes Suarez V.V.   Stevens M.P.J.   Nunez A.  

Journal of Systems Architecture, Vol. 49, Iss. 12, 2003-12 ,pp. : 619-639

Elsevier

Access to resources Recommend Favorite