Related content

Toward on-chip datacenters: a perspective on general trends and on-chip particulars

By Kas Miray  

The Journal of Supercomputing, Vol. 62, Iss. 1, 2012-10 ,pp. : 214-226

Springer Publishing Company

Access to resources Recommend Favorite

3D topology optimization using an immune algorithm

By Campelo Felipe   Watanabe Kota   Igarashi Hajime  

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 26, Iss. 3, 2007-06 ,pp. : 677-688

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

3D topology optimization of magneto-thermal systems

By Shim Hokyung   Moon Heegon   Wang Semyung  

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 25, Iss. 3, 2006-07 ,pp. : 572-580

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Trends toward on-chip networked microsystems

By Pinkston Timothy Mark   Shin Jeonghee  

International Journal of High Performance Computing and Networking, Vol. 3, Iss. 1, 2005-09 ,pp. : 3-18

Inderscience Publishers

Access to resources Recommend Favorite

On-chip structures for timing measurement and test

By Kinniment D.J.   Maevsky O.V.   Bystrov A.   Russell G.   Yakovlev A.V.  

Microprocessors and Microsystems, Vol. 27, Iss. 9, 2003-10 ,pp. : 473-483

Elsevier

Access to resources Recommend Favorite