Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs

Author： Ou Jingzhao   Choi Seonil B.   Prasanna Viktor K.  

Publisher： Inderscience Publishers

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.1, Iss.1-2, 2006-01, pp. : 91-102

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Performance Improvements from Partitioning Applications to FPGA Hardware in Embedded SoCs

By Galanis Michalis   Dimitroulakos Gregory   Goutis Costas  

The Journal of Supercomputing, Vol. 35, Iss. 2, 2006-02 ,pp. : 185-199

Springer Publishing Company

Access to resources Recommend Favorite

Algorithmic aspects of area-efficient hardware/software partitioning

By Jigang Wu   Srikanthan Thambipillai  

The Journal of Supercomputing, Vol. 38, Iss. 3, 2006-12 ,pp. : 223-235

Springer Publishing Company

Access to resources Recommend Favorite

A Hardware/Software Co-Design of MP3 Audio Decoder

By Tsai Tsung-Han   Yang Ya-Chau   Liu Chun-Nan  

Journal of VLSI Signal Processing, Vol. 41, Iss. 1, 2005-08 ,pp. : 111-127

Springer Publishing Company

Access to resources Recommend Favorite

A hardware/software co-design case study on MPEG AAC audio decoder

By Tsai Tsung-Han   Liu Chun-Nan  

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 125-133

Inderscience Publishers

Access to resources Recommend Favorite

Hardware–software optimizations of reconfigurable multi-core processors for floating-point computations of large sparse matrices

By Wang Xiaofang  

Journal of Real-Time Image Processing, Vol. 9, Iss. 1, 2014-03 ,pp. : 187-204

Springer Publishing Company

Access to resources Recommend Favorite