Dynamic reconfiguration of Distributed Arithmetic designs

Author: Danne Klaus   Bobda Christophe  

Publisher: Inderscience Publishers

ISSN: 1741-1068

Source: International Journal of Embedded Systems, Vol.2, Iss.1-2, 2006-07, pp. : 51-61

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

We present a design space exploration for applications using runtime reconfigurable FPGAs. The studied example is a mechatronic control system which changes between different controller tasks at runtime. For each task we implement six alternative distributed arithmetic designs with area/computation time trade-offs. Values are estimated and later on compared to synthesis results. For exchanging controllers at runtime we propose three different mappings to the FPGA. Given the application characteristics and the reconfiguration speed of the target FPGA, our analysis derives the optimal selection of the alternative task implementations and the corresponding mapping.