Architecture for video coding on a processor with an ARM and DSP cores

By Huang Yung-Sung   Chieu Bin-Chang  

Multimedia Tools and Applications, Vol. 54, Iss. 2, 2011-08 ,pp. : 527-543

Springer Publishing Company

Access to resources Recommend Favorite

Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding

By Chandar Subash   Mehendale Mahesh   Govindarajan R.  

Journal of VLSI Signal Processing, Vol. 44, Iss. 3, 2006-09 ,pp. : 245-267

Springer Publishing Company

Access to resources Recommend Favorite

Modeling of Block-Based DSP Systems

By Ko Dong-Ik   Bhattacharyya Shuvra  

Journal of VLSI Signal Processing, Vol. 40, Iss. 3, 2005-07 ,pp. : 289-299

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient Code Generation Algorithm for Non-orthogonal DSP Architecture

By Lee Yi-Hsuan  

Journal of VLSI Signal Processing, Vol. 47, Iss. 3, 2007-06 ,pp. : 281-296

Springer Publishing Company

Access to resources Recommend Favorite

Co-processor acceleration of an unmodified parallel solid mechanics code with FEASTGPU

By Goddeke Dominik   Wobker Hilmar   Strzodka Robert   Mohd-Yusof Jamaludin   McCormick Patrick   Turek Stefan  

International Journal of Computational Science and Engineering, Vol. 4, Iss. 4, 2009-11 ,pp. : 254-269

Inderscience Publishers

Access to resources Recommend Favorite