Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding

Author： Chandar Subash   Mehendale Mahesh   Govindarajan R.  

Publisher： Springer Publishing Company

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.44, Iss.3, 2006-09, pp. : 245-267

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Real-time reconfigurable cache for low-power embedded systems

By Jheng Geng-Cyuan  

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 235-247

Inderscience Publishers

Access to resources Recommend Favorite

Code compression in DSP processor systems

By Saastamoinen Piia   Saastamoinen Ilkka   Nurmi Jari  

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 256-262

Inderscience Publishers

Access to resources Recommend Favorite

Reducing Power and Energy Overhead in Instruction Prefetching for Embedded Processor Systems

By  

International Journal of Handheld Computing Research (IJHCR), Vol. 2, Iss. 4, 2011-10 ,pp. : 42-58

IGI Global_journal

Access to resources Recommend Favorite

A framework of embedded reconfigurable systems based on re-locatable virtual components

By Dumitriu Victor  

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 182-194

Inderscience Publishers

Access to resources Recommend Favorite

An object-based relational data base system using re-configurable finance and material objects

By Ip W.H.   Chen Bocheng   Lau Henry   Sunjing Wangqi  

Journal of Manufacturing Technology Management, Vol. 15, Iss. 8, 2004-12 ,pp. : 779-786

Emerald Group Publishing Ltd

Access to resources Recommend Favorite