A hardware mechanism to reduce the energy consumption of the register file of in-order architectures

Author： Ayala Jose L. Lopez-Vallejo Marisa Lopez-Barrio Carlos A. Veidenbaum Alexander

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.3, Iss.4, 2009-01, pp. : 285-293

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Software and Hardware Techniques to Optimize Register File Utilization in VLIW Architectures

By Zalamea Javier Llosa Josep Ayguadé Eduard Valero Mateo

International Journal of Parallel Programming, Vol. 32, Iss. 6, 2004-12 ,pp. : 447-474

Springer Publishing Company

Access to resources Recommend Favorite

Software architectures for hardware agents

By Hexmoor Henry Kortenkamp David Horswill Ian

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 9, Iss. 2-3, 1997-04 ,pp. : 147-156

Taylor & Francis Ltd

Access to resources Recommend Favorite

Software architectures for hardware agents

By Hexmoor Henry Kortenkamp David Horswill Ian

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 9, Iss. 2-3, 1997-04 ,pp. : 145-145

Taylor & Francis Ltd

Access to resources Recommend Favorite

The hardware and software aspects of energy consumption in the mobile development platform

By Siebra Clauirton Costa Paulo Silva Fabio Q.B. da Santos André L.M. Mascaro Angélica

International Journal of Pervasive Computing and Communications, Vol. 9, Iss. 2, 2013-06 ,pp. : 139-162

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Power-Aware Compilation for Register File Energy Reduction: Workshop on Application Specific Processors (WASP)

By Ayala José L. Veidenbaum Alexander López-Vallejo Marisa

International Journal of Parallel Programming, Vol. 31, Iss. 6, 2003-12 ,pp. : 451-467

Springer Publishing Company

Access to resources Recommend Favorite