Software and Hardware Techniques to Optimize Register File Utilization in VLIW Architectures

Author： Zalamea Javier Llosa Josep Ayguadé Eduard Valero Mateo

ISSN： 0885-7458

Source： International Journal of Parallel Programming, Vol.32, Iss.6, 2004-12, pp. : 447-474

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A hardware mechanism to reduce the energy consumption of the register file of in-order architectures

By Ayala Jose L. Lopez-Vallejo Marisa Lopez-Barrio Carlos A. Veidenbaum Alexander

International Journal of Embedded Systems, Vol. 3, Iss. 4, 2009-01 ,pp. : 285-293

Inderscience Publishers

Access to resources Recommend Favorite

By Ivanov D.

Programming and Computer Software, Vol. 36, Iss. 6, 2010-11 ,pp. : 363-367

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Software architectures for hardware agents

By Hexmoor Henry Kortenkamp David Horswill Ian

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 9, Iss. 2-3, 1997-04 ,pp. : 147-156

Taylor & Francis Ltd

Access to resources Recommend Favorite

Software architectures for hardware agents

By Hexmoor Henry Kortenkamp David Horswill Ian

Journal of Experimental & Theoretical Artificial Intelligence, Vol. 9, Iss. 2-3, 1997-04 ,pp. : 145-145

Taylor & Francis Ltd

Access to resources Recommend Favorite

If-conversion for embedded VLIW architectures

By Bruel C.

International Journal of Embedded Systems, Vol. 4, Iss. 1, 2009-07 ,pp. : 2-16

Inderscience Publishers

Access to resources Recommend Favorite