Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture

By Abderazek Ben   Masuda Masashi   Canedo Arquimedes   Kuroda Kenichi  

The Journal of Supercomputing, Vol. 57, Iss. 3, 2011-09 ,pp. : 314-338

Springer Publishing Company

Access to resources Recommend Favorite

Multi-Level Parallelism for the Cardiac Bidomain Equations

By Xavier Carolina   Oliveira Rafael   da Fonseca Vieira Vinicius   dos Santos Rodrigo   Meira Wagner  

International Journal of Parallel Programming, Vol. 37, Iss. 6, 2009-12 ,pp. : 572-592

Springer Publishing Company

Access to resources Recommend Favorite

Register allocation with instruction scheduling for VLIW-architectures

By Ivanov D.  

Programming and Computer Software, Vol. 36, Iss. 6, 2010-11 ,pp. : 363-367

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Application of Multiblock Grid and Dual-Level Parallelism in Coastal Ocean Circulation Modeling

By Luong Phu   Breshears Clay P.   Ly Le N.  

Journal of Scientific Computing, Vol. 20, Iss. 2, 2004-04 ,pp. : 257-277

Springer Publishing Company

Access to resources Recommend Favorite

System-level parallelism and concurrency maximisation in reconfigurable computing applications

By El-Araby Esam   Taher Mohamed   Gaj Kris   El-Ghazawi Tarek   Caliga David   Alexandridis Nikitas  

International Journal of Embedded Systems, Vol. 2, Iss. 1-2, 2006-07 ,pp. : 62-72

Inderscience Publishers

Access to resources Recommend Favorite