Author: Jeyapaul Reiley Shrivastava Aviral
Publisher: Springer Publishing Company
ISSN: 0885-7458
Source: International Journal of Parallel Programming, Vol.38, Iss.3-4, 2010-06, pp. : 254-276
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
By Masselos K. Catthoor F. Goutis C. E. DeMan H.
Journal of VLSI Signal Processing, Vol. 37, Iss. 1, 2004-05 ,pp. :
Power Efficient Hierarchical Scheduling for DSP Transformations
By Merakos P. K. Masselos K. Goutis C. E.
VLSI Design, Vol. 14, Iss. 2, 2002-01 ,pp. :