Author: Chen Yanni Parhi Keshab K.
Publisher: Springer Publishing Company
ISSN: 0922-5773
Source: Journal of VLSI Signal Processing, Vol.39, Iss.1-2, 2005-01, pp. : 35-47
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
In this paper, both performance and complexity aspects of two-dimensional single parity check turbo product codes (I-SPC-TPC) are investigated. Based on the proposed I-SPC-TPC coding scheme, a parallel decoding structure is developed to increase the decoding throughput with minor performance degradation compared with the serial structure. For both decoding architectures, a new helical interleaver is constructed to further improve the coding gain. In terms of decoding algorithm, the extremely simple Sign-Min decoding is alternatively derived with only three additions needed to compute each bit's extrinsic information. For performance evaluation, (16, 14, 2)2 single parity check turbo product code with code rate 0.766 over AWGN channel using QPSK modulation is considered. The simulation results using Sign-Min decoding show that it can achieve bit-error-rate of 10−5 at signal-to-noise ratio of 3.8 dB with 8 iterations. Compared to the same rate and codeword length turbo product code composed of extended Hamming codes, the considered scheme can achieve similar performance with much less complexity. Important implementation issues such as the finite precision analysis, efficient sorting circuit design and interleaver memory management are also presented.
Related content
By Shanbhag Naresh Parhi Keshab
Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. :
By Bougard B. Rullmann M. Brockmeyer E. van der Perre L. Catthoor F. Dehaene W.
Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. :
By Harju Lasse Kuulusa Mika Nurmi Jari
Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. :
By Thul Michael J. Gilbert Frank Vogt Timo Kreiselmaier Gerd Wehn Norbert
Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. :
By Lee Seok-Jun Shanbhag Naresh R. Singer Andrew C.
Journal of VLSI Signal Processing, Vol. 39, Iss. 1-2, 2005-01 ,pp. :