Energy Efficient Memory Architecture for High Speed Decoding of Block Turbo-Codes with the Fang-Buda Algorithm: Special Issue on Signal Processing for Broadband Communications (Guest Editors: Naresh R. Shanbhag and Keshab K. Parhi)

Author: Bougard B.   Rullmann M.   Brockmeyer E.   van der Perre L.   Catthoor F.   Dehaene W.  

Publisher: Springer Publishing Company

ISSN: 0922-5773

Source: Journal of VLSI Signal Processing, Vol.39, Iss.1-2, 2005-01, pp. : 79-92

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content