Domain Specific Reconfigurable Processing Core Architecture for Digital Filtering Applications

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.40, Iss.2, 2005-06, pp. : 239-259

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey

By Shoa Alireza Shirani Shahram

Journal of VLSI Signal Processing, Vol. 39, Iss. 3, 2005-03 ,pp. : 213-235

Springer Publishing Company

Access to resources Recommend Favorite

Computational Feature Performance and Domain Specific Architecture Evaluation of Software Applications Towards Metabolic Flux Analysis

Recent Patents on Computer Science, Vol. 5, Iss. 3, 2012-12 ,pp. : 165-176

Bentham Science Publishers

Access to resources Recommend Favorite

Special issue on reconfigurable architecture for real-time image processing

By Akil Mohamed

Journal of Real-Time Image Processing, Vol. 3, Iss. 3, 2008-09 ,pp. : 117-118

Springer Publishing Company

Access to resources Recommend Favorite

Real-time human action recognition on an embedded, reconfigurable video processing architecture

By Meng Hongying

Journal of Real-Time Image Processing, Vol. 3, Iss. 3, 2008-09 ,pp. : 163-176

Springer Publishing Company

Access to resources Recommend Favorite

Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

By Braun Lars

Journal of Real-Time Image Processing, Vol. 4, Iss. 2, 2009-06 ,pp. : 109-125

Springer Publishing Company

Access to resources Recommend Favorite