Architecture synthesis methodology for cost-effective run-time reconfigurable systems

By Chun Pil Woo  

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 225-234

Inderscience Publishers

Access to resources Recommend Favorite

Domain Specific Reconfigurable Processing Core Architecture for Digital Filtering Applications

By Hong Sangjin   Chin Shu-Shin  

Journal of VLSI Signal Processing, Vol. 40, Iss. 2, 2005-06 ,pp. : 239-259

Springer Publishing Company

Access to resources Recommend Favorite

Digital Signal Processing with Interleaved ADC Systems

By Jenq Yih-Chyun  

Journal of VLSI Signal Processing, Vol. 39, Iss. 3, 2005-03 ,pp. : 267-271

Springer Publishing Company

Access to resources Recommend Favorite

Efficient Run-Time Support for Irregular Block-Structured Applications

By Fink S.J.   Baden S.B.   Kohn S.R.  

Journal of Parallel and Distributed Computing, Vol. 50, Iss. 1, 1998-01 ,pp. : 61-82

Academic Press

Access to resources Recommend Favorite

Plato: a genetic algorithm approach to run-time reconfiguration in autonomic computing systems

By Ramirez Andres  

Cluster Computing, Vol. 14, Iss. 3, 2011-09 ,pp. : 229-244

Springer Publishing Company

Access to resources Recommend Favorite