Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)

By Ben Ahmed Akram   Ben Abdallah Abderazek  

The Journal of Supercomputing, Vol. 66, Iss. 3, 2013-12 ,pp. : 1507-1532

Springer Publishing Company

Access to resources Recommend Favorite

A Parallel Algorithm for 4×4 DCT

By Jiang J.  

Journal of Parallel and Distributed Computing, Vol. 57, Iss. 2, 1999-05 ,pp. : 257-269

Academic Press

Access to resources Recommend Favorite

Design optimization of the quantization and a pipelined 2D-DCT for real-time applications

By Hatim Anas   Belkouch Said   Aakif Mohamed   Hassani Moha   Chabini Noureddine  

Multimedia Tools and Applications, Vol. 67, Iss. 3, 2013-12 ,pp. : 667-685

Springer Publishing Company

Access to resources Recommend Favorite

High-throughput differentiated service provision router architecture for wireless network-on-chip

By Wang Chifeng  

International Journal of High Performance Systems Architecture, Vol. 4, Iss. 1, 2012-06 ,pp. : 38-56

Inderscience Publishers

Access to resources Recommend Favorite

Visualization and Excision of 2D and 1D Gels on a Single High Throughput Platform

By Mann Chris   Board Andrew   Colehan James   Woodrough Robert   Richmond Steve   Stephens Sarah  

Journal of the Association for Laboratory Automation, Vol. 8, Iss. 2, 2003-04 ,pp. : 27-29

Association for Laboratory Automation

Access to resources Recommend Favorite