A 10-Bit, Low Power, Successive Approximation, Digitally Auto-Zeroed CMOS ADC Core for the NASA TRIO Smart Sensor System on a Chip

Author: Kottaras G.   Paschalidis N.   Sarris E.   Stamatopoulos N.   Karadamoglou K.   Paschalidis V.  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.42, Iss.2, 2005-01, pp. : 113-128

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract