Design and analysis of a CMOS passive Σ∆ ADC for low power RF transceivers

Author： Chen Feng Bakkaloglu Bertan Ramaswamy Srinath

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.59, Iss.2, 2009-05, pp. : 129-141

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A low-power time-domain VCO-based ADC in 65 nm CMOS

By Chenluan Wang Shengxi Diao Fujiang Lin

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105009-105014

IOP Publishing

Access to resources Recommend Favorite

Design and analysis of a low power passive UHF RFID transponder IC

By Chen Li-Ying

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 61-66

Springer Publishing Company

Access to resources Recommend Favorite

A 130 nm CMOS low-power SAR ADC for wide-band communication systems

By Chenghao Bian Jun Yan Yin Shi Ling Sun

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 25003-25010

IOP Publishing

Access to resources Recommend Favorite

Analysis and design of a low power regulator for a fully integrated HF-band passive RFID tag IC

By Vo Duong Lee Jong-Wook

Analog Integrated Circuits and Signal Processing, Vol. 71, Iss. 1, 2012-04 ,pp. : 69-80

Springer Publishing Company

Access to resources Recommend Favorite

An Ultra Low Voltage, Low Power, Fully Integrated VCO for GPS in 90 nm RF-CMOS

By Aspemyr L. Linten D.

Analog Integrated Circuits and Signal Processing, Vol. 46, Iss. 1, 2006-01 ,pp. : 57-63

Springer Publishing Company

Access to resources Recommend Favorite