Author： Zhang Zhenyong
Publisher： Springer Publishing Company
ISSN： 0925-1030
Source： Analog Integrated Circuits and Signal Processing, Vol.59, Iss.2, 2009-05, pp. : 143-150
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC
By Sen Yue Yiqiang Zhao Ruilong Pang Yun Sheng
Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. :
14-bit 100 MS/s 121 mW pipelined ADC
By Yongzhen Chen Chixiao Chen Zemin Feng Fan Ye Junyan Ren
Journal of Semiconductors, Vol. 36, Iss. 6, 2015-06 ,pp. :
Digital post-calibration of a 5-bit 1.25 GS/s flash ADC
By Yang Yang Xianli Zhao Shun'an Zhong Guofeng Li
Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. :