A parallel numerical algorithm on a reconfigurable multi-ring network

ISSN： 1018-4864

Source： Telecommunication Systems, Vol.10, Iss.1-2, 1998-10, pp. : 185-202

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An optimisation communication cost algorithm for dynamically reconfigurable FPGAs

By Kao Chi-Chou

International Journal of Electronics, Vol. 97, Iss. 2, 2010-02 ,pp. : 177-182

Taylor & Francis Ltd

Access to resources Recommend Favorite

Code mapping algorithm for custom instructions on reconfigurable instruction set processors

International Journal of Electronics, Vol. 102, Iss. 1, 2015-01 ,pp. : 18-31

Taylor & Francis Ltd

Access to resources Recommend Favorite

MT-ADRES: multi-threading on coarse-grained reconfigurable architecture

By Wu Kehuai Kanstein Andreas Madsen Jan Berekovic Mladen

International Journal of Electronics, Vol. 95, Iss. 7, 2008-07 ,pp. : 761-776

Taylor & Francis Ltd

Access to resources Recommend Favorite

A fast numerical algorithm for heterojunction structures

By Hwang Kwang-Cheol Ahn Hyungkeun Han Deuk-Young Nokali Mahmoud El

International Journal of Electronics, Vol. 88, Iss. 11, 2001-11 ,pp. : 1151-1159

Taylor & Francis Ltd

Access to resources Recommend Favorite

Hierarchical Ring Network Design Using Branch-and-Price

By Thomadsen Tommy

Telecommunication Systems, Vol. 29, Iss. 1, 2005-05 ,pp. : 61-76

Springer Publishing Company

Access to resources Recommend Favorite